IN THE UNITED STATES

PATENT AND TRADEMARK OFFICE

"Express Mail" Label No <u>EK9</u>81 291 995 US I hereby certify that this paper or fee is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1 10 on the date indicated below and is addressed to Assistant Commissioner for Patents, Washington, D.C. 20231

Date of Deposit: May 30, 2000

INVENTOR(S)

PATENT APPLICATION

Dale E. Parson

Bryan Schlieder James C. Vollmer

Jay Patrick Wilshire

CASE

3-2-1-4

TITLE

Control Method and Apparatus for Testing of Multiple

Processor Integrated Circuits and Other Digital Systems

ASSISTANT COMMISSIONER FOR PATENTS WASHINGTON, D.C. 20231

SIR:

Enclosed are the following papers relating to the above-named application for patent:

Specification

4 Sheets of informal drawing(s)

1 Assignment with Cover Sheet

Declaration and Power of Attorney

Information Disclosure Statement with Form PTO-1449 and cited reference(s)

CLAIMS AS FILED					
	NO. FILED	NO. EXTRA	RATE	CALCULATIONS	
Total Claims	20-20 =	0	x \$18 =	\$0	
Independent Claims	5-3 =	2	x \$78 =	\$156	
Multiple Dependent Claim(s), if applicable			\$260 =	\$0	
Basic Fee				\$690	
20010 100			TOTAL FEE:	\$846	

Please file the application and charge Lucent Technologies Deposit Account No. 12-2325 the amount of \$846, to cover the filing fee. Duplicate copies of this letter are enclosed. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit Deposit Account No. 12-2325 as required to correct the error.

Please address all correspondence to: Joseph B. Ryan, Ryan & Mason, L.L.P., 90 Forest Avenue, Locust Valley, New York 11560. Telephone calls should be made to the under-signed attorney at (516) 759-7517.

Respectfully,

seph B. Ryan

Reg. No. 37,922

Attorney for Applicant(s)

Date: May 30, 2000 Ryan & Mason, L.L.P.

90 Forest Avenue

Locust Valley, New York 11560

20

25

30

10

CONTROL METHOD AND APPARATUS FOR TESTING OF MULTIPLE PROCESSOR INTEGRATED CIRCUITS AND OTHER DIGITAL SYSTEMS

5 Field of the Invention

The present invention relates generally to integrated circuits and other types of digital systems, and more particularly to techniques for testing such systems.

Background of the Invention

A well-known standard for use in testing integrated circuits and other types of digital systems has been developed by the Joint Test Action Group (JTAG) and is defined in Institute of Electrical and Electronics Engineers (IEEE) Standard 1149.1, "IEEE Standard Test Access Port and Boundary Scan Architecture," IEEE, New York, NY, October, 1993, which is incorporated by reference herein. For example, in the context of an integrated circuit, the IEEE 1149.1 standard defines test logic that can be included in an integrated circuit to provide standardized approaches to testing the interconnections between integrated circuits once they have been assembled onto a printed circuit board or other substrate, testing the integrated circuit itself, and observing or modifying circuit activity during normal circuit operation. The test logic includes a boundary-scan register as well as other elements and is accessible through a Test Access Port (TAP) associated with the integrated circuit. The test logic allows test instructions and associated test data to be fed into the integrated circuit, and allows the results of execution of the instructions to be subsequently read out. All information, i.e., test instructions, test data and test results, are communicated in a serial format. The integrated circuit test process is also commonly referred to as "debugging."

Many recently-developed integrated circuits include multiple processors configured to implement a variety of so-called "system on a chip" solutions. The processor cores may be homogeneous, i.e., have the same processor architecture, or heterogeneous, i.e., have different processor architectures. The higher levels of integration associated with such multiple processor devices generally require additional package input/output (I/O) capacity, i.e., additional package pins and associated internal bonding pads, wiring etc. However, this requirement is in conflict with other requirements, such as portable operation, that generally require lower power and thus a lower

5

10

package I/O capacity. As a result, it is important that the integrated circuit test functions utilize as few pins as possible.

The above-described IEEE 1149.1 standard has been used successfully to minimize I/O capacity requirements for debug access to integrated circuits with a single processor core or multiple homogeneous processor cores on the same scan chain.

For example, a conventional approach to debugging of an integrated circuit with multiple homogeneous processors is described in L. Goudge, "Debugging Embedded Systems," ARM White Paper, www.arm.com, 1998. In this approach, if a user wishes to examine the state of more than one processor during a debugging session, then this may be achieved synchronously by setting up "debug halt" conditions independently within each processor while the system is running. Through use of the TAP controller state machine, all of the processors may then be stopped simultaneously. Similarly, at the end of the debugging session, "debug restart" conditions may be set up in each processor and again through use of the state machine, the processors may be restarted simultaneously. This approach requires that all of the processors be homogeneous, and all of the processors must be involved in the condition setting in order to provide the synchronous stopping and restarting.

Another conventional approach for IEEE 1149.1 testing of an integrated circuit with homogeneous processors is the ScanProgrammer from ASSET InterTech, www.asset-intertech.com. This approach uses a single database that is loaded with Serial Vector Format (SVF) data to assemble scans for an IEEE 1149.1 scan chain.

Yet another known approach is the Global Embedded Processor Debug Interface Standard (GEPDIS), www.ieee-isto.org/Nexus5001, which describes the Nexus 5001 Forum™ Standard for a global embedded processor debug interface. This is an open industry standard that provides a general-purpose interface for the software development and debug of embedded processors.

A number of significant problems arise in the application of the IEEE 1149.1 standard to integrated circuits and other types of digital systems which include multiple heterogeneous processors. For example, conventional application of the IEEE 1149.1 standard to multiple heterogeneous processors often requires that a TAP controller for one or more of the processors be redesigned to support asynchronous control. This may require modifications of components not

20

25

5

10

designed to be easily modified or tested. Other conventional approaches may require special hardware to mediate access to multiple TAP controllers in a manner that often violates the IEEE 1149.1 standard and does not easily allow for synchronous control of the multiple processors.

A possible software approach to the problems associated with testing multiple heterogeneous processors is to build a debugger that treats the target system as a single device and merges standalone debug systems for all of the devices to be controlled. Unfortunately, the drawbacks of this approach are numerous. For example, the source code for each debug system must be modified, and this source code can be difficult to access. In addition, the resulting debugger supports only one or at most a handful of combinations of devices. Furthermore, upgrades to the stand-alone debug systems must be laboriously reintegrated into the merged debugger.

In view of the foregoing, it is apparent that a need exists for an improved control mechanism for use in testing of integrated circuits and other types of digital systems which incorporate multiple and possibly heterogenous processors.

Summary of the Invention

The present invention provides a control mechanism for use in testing of integrated circuits and other digital systems which incorporate multiple processors.

In accordance with the invention, the control mechanism dynamically defines a group of processors subject to common control, e.g., at the direction of a debugger program associated with a debug client. The control mechanism then receives one or more commands for each of the processors in the group, and delays issuance of at least a subset of the commands for the group until a designated group scan command is received for each of the processors in the group.

The control mechanism may be in the form of a software-implemented chain manager which provides the above-noted group definition, command receipt and issuance delay operations, and subsequently delivers the commands as a single serial bit stream to an IEEE 1149.1 hardware scan chain associated with the processors. The control mechanism can provide synchronous control for a group of homogeneous processors, or pseudo-synchronous control for a group of heterogeneous processors.

25

5

10

As noted previously, the group of processors may be defined in response to a group request received from a debugger. The chain manager in this case defines the group by, e.g., establishing a group identifier for the group, storing the group identifier and a size of the group, and returning the group identifier to the debugger.

The test commands for each of the processors in a given group may be generated by a Test Access Port (TAP) manager associated with the corresponding processor. Each processor and its corresponding TAP manager is a member of only one group at a given point in time, but can be members of different groups of processors at different points in time.

The control mechanism, which may be advantageously implemented in software, allows the multiple processors to perform synchronous or pseudo-synchronous operations without requiring excessive coupling between individual processor debug systems as in the above-described conventional approaches. In addition, the processor grouping can be altered dynamically to allow for multiple groups of processors on the same scan chain and the alterations of these groups during a single debugging session. The control mechanism of the present invention is thus reusable for different numbers and arrangements of processors, and is also scalable for use with any desired number of processors.

Brief Description of the Drawings

- FIG. 1 shows an illustrative embodiment of a system which incorporates a mechanism for control of multiple processors in accordance with the invention.
- FIG. 2 is a diagram showing an example of the processing of test commands in the illustrative embodiment of the invention.
 - FIG. 3 is a functional diagram illustrating the operation of the FIG. 1 control mechanism.
- FIG. 4 is a timing diagram for a particular example implementation of a control mechanism in accordance with the invention.

Detailed Description of the Invention

The present invention will be illustrated herein in the context of a exemplary multiple processor system. It should be understood that the invention is more generally applicable to any type

5

of digital system which includes two or more processors. The term "processor" as used herein is intended to include not only programmable processors such as microprocessors or digital signal processors (DSPs), but more generally any type of digital logic function that may be controlled by a scan chain. The term "digital system" is intended to include a single integrated circuit, a set of two or more integrated circuits, or other types and arrangements of devices which collectively incorporate two or more processors.

FIG. 1 shows a multiple processor test system 100 which includes a debugger 102, a scheduler 104, and a chain manager 106. Coupled between the scheduler 104 and the chain manager 106 is a set of Test Access Port (TAP) managers 108X, 108Y and 108Z, each associated with a corresponding one of three processors X, Y and Z. The system 100 further includes a Joint Test Action Group (JTAG) hardware scan chain 110 configured in accordance with the above-described IEEE 1149.1 standard. The scan chain 110 is coupled to a series connection of the three processors X, Y and Z, also denoted as elements 112X, 112Y and 112Z, respectively, in the figure. The processors X, Y and Z and the corresponding scan chain 110 are part of one or more integrated circuits or another type of digital system to be tested. The chain manager 106 is also referred to herein as a JTAG chain manager.

The scheduler 104 supplies debug commands for the processors X, Y and Z to the corresponding TAP managers 108X, 108Y and 108Z, respectively. The TAP managers generate IEEE 1149.1 commands for each of the processors, and these commands are supplied along with TAP data for each of the processors to the chain manager 106.

The operation of the system 100 will now be described for a given test configuration involving a designated group of the multiple processors. The debugger 102 via the scheduler 104 asks the chain manager 106 for a group identifier (GROUP ID) for a group of known size. A particular member of a group refers generally to one of the processors and its corresponding TAP manager. The chain manager 106 issues a GROUP ID and stores that GROUP ID as well as the size of the group. This GROUP ID is passed back to the debugger 102. Each of the TAP managers 108X, 108Y and 108Z includes a device-specific program for its corresponding processor, and issues one or more IEEE 1149.1 scan commands ending with a group scan command which may be, e.g., an instruction register (IR) command and/or a data register (DR) command.

5

A group scan command in the illustrative embodiment refers generally to a final JTAG scan command that occurs before a desired synchronous or pseudo-synchronous behavior. The group scan command generated by one of the TAP managers in a group is delayed by the chain manager 106 until the TAP managers for all other group members issue a group scan command. The individual commands of the groups are then merged, and synchronously and simultaneously scanned into the scan chain 110 by the chain manager 106.

The chain manager 106 thus delays the issuance of the group scan commands for the members of the group until all members of the group arrive at an equivalent state in their control sequences.

It is important to note that the individual TAP managers have no knowledge of the group size. The group size in the illustrative embodiment of FIG. 1 may be one, two or three. Although only three processors are shown in this example, it should be understood that the control mechanism of the invention may be applied to any desired number of processors in other embodiments. Moreover, the processors in a given group may be homogeneous or heterogeneous. Group membership is dynamic, and each processor and its corresponding TAP manager may be a member of different groups at different times. Each processor and its corresponding TAP Manager is only a member of one group at a time.

The scheduler 104 instantiates a TAP Manager for each physical processor that is being tested on the single IEEE 1149.1 hardware scan chain 110. The scan chain 110 may include other processors that are not being tested. The debugger 102 sends to the scheduler 104 commands that carry the above-noted GROUP ID. The scheduler 104 removes the GROUP ID from a TAP request going to one of the TAP managers and passes the GROUP ID to the chain manager 106. The chain manager 106 then stores the GROUP ID in a TAP Data class hidden from the corresponding TAP manager. The chain manager 106 is preloaded with the group size but not the group membership information. Each TAP manager issues multiple commands to the chain manager 106 to satisfy the TAP request for the physical processor it controls.

As noted previously, the last command issued by a given TAP manager is a group scan command. After a group scan command is issued by a given TAP manager, the chain manager 106 places the corresponding processor under test in a passive state, e.g., an IEEE 1149.1 bypass state,

5

until all group members have requested the group scan. In this passive state, the processor is generally not interacting with the scan chain. When all group members have requested the group scan, the chain manager 106 commences with the group scan, and then deallocates all group resources, effectively dissolving the group. The system user may select synchronous or asynchronous group control of the processor group for commands such as run, resume, step, step-n, halt, and halt at breakpoint. All knowledge of the processor-specific IEEE 1149.1 interface for a given processor is contained in the corresponding TAP manager program.

An operator of the system 100 of FIG. 1, also referred to herein as a debug client, can utilize the control mechanism of the present invention to support different sets of semantics for multiple processors, such that commands (e.g., reset, start, step, halt, etc.) issued to a command window of a particular processor affect only that processor, while commands issued to a command window of a specified group of the processors affect all processors of the group simultaneously.

FIG. 2 illustrates in greater detail the above-described processing of test commands in the FIG. 1 system. The figure shows sequences of individual scans 150X, 150Y and 150Z for each of the processors X, Y and Z, respectively, as a function of time. Associated with each of the sequences of scans 150X, 150Y and 150Z are corresponding sets of passive IR and DR data 152X, 152Y and 152Z, respectively. As is apparent from the figure, the individual scan sequences and associated passive data are each delivered to a particular processor. The figure also shows an example of a group scan which includes two components: an IR scan involving IR data 154X, 154Y and 154Z, and a DR scan involving DR data 156X, 156Y and 156Z.

It should again be emphasized that the above-described control mechanism may be utilized in any type of multiple processor digital system, and is not limited to use with any particular number, type or arrangement of processors. An example of a multiple processor system in which the invention may be implemented is the TargetViewTM system from Lucent Technologies Microelectronics Group of Allentown, Pennsylvania.

A possible IEEE 1149.1 state sequence for a group scan of the type described above in conjunction with FIG. 1 is as follows:

5

Run-Test-Idle

Select-Dr-Scan

Select-Ir-Scan

Capture-Ir

Shift-Ir

Exit1-Ir

Update-Ir

Select-Dr-Scan

Capture-Dr

10 Shift-Dr

Exit1-Dr

Update-Dr Type I processo

Type I processors begin interpreting DR data here

Run-Test-Idle Type II processors begin interpreting IR data here

Additional details regarding these states can be found in the above-cited IEEE 1149.1 standard document. The notations Type I and Type II refer generally to different processor architectures, i.e., Type I is a first type of processor architecture and Type II is a second type of processor architecture. Thus, a group of processors which includes only Type I or Type II processors is a group of homogenous processors, while a group which includes both Type I and Type II processors is a group of heterogenous processors.

Referring again to FIG. 2, the IR scan component of the group scan illustrated therein may be used, e.g., to prepare Type II processors for synchronous or pseudo-synchronous operation, or to select an appropriate DR for Type I processors. The DR scan component of the group scan of FIG. 2 may be used, e.g., to synchronize Type I processors, such that when the processor TAP managers return to the Run-Test-Idle state all Type II devices are synchronized.

Consider by way of example an arrangement in which the group of processors in the FIG. 1 system consists of only homogeneous processors. In this example, synchronous control may be provided as follows:

20

25

GROUP-RUN Type I processors.

Each processor is prepared for the final group command.

When the last group member issues its group command, all physical processors simultaneously receive their group command at the IEEE 1149.1 UPDATE-DR state. Since all processors share a common IEEE 1149.1 test clock, all processors start on the same clock edge.

GROUP-RUN Type II processors.

Each processor is prepared for the final group command.

When the last group member issues its group command, all physical processors simultaneously receive their group command at the IEEE 1149.1 RUN-TEST-IDLE state. Since all processors share a common IEEE 1149.1 test clock, all processors start on the same clock edge.

As another example, pseudo-synchronous control may be provided for a group of heterogeneous devices in the FIG. 1 system as follows:

GROUP-RUN Type I and Type II processors.

Each processor is prepared for the final group command.

When the last group member issues its group command, one or more Type I processors receive the group command at the IEEE 1149.1 UPDATE-DR state. One IEEE 1149.1 test clock cycle later at the IEEE 1149.1 RUN-TEST-IDLE state, the Type II processors in the group receive the group command. Each of the Type I processors thus operates on the same clock edge, while each of the Type II processors operates on the next clock edge. This is an example of the pseudo-synchronous control referred to herein.

FIG. 3 illustrates the above-described control mechanism in greater detail. In the figure, the notation "1" signifies a single element, and "1..*" signifies one or more elements. For example, one scheduler schedules one or more TAP managers, and one JTAG chain manager receives JTAG commands from one or more TAP managers.

25

5

10

In step 200 of FIG. 3, debugger 102 debugs programs in a processor by issuing debugger commands to one or more target hardware schedulers 104. Each debugger command identifies the TAP position of its processor. In step 202, the scheduler 104 forwards each debugger command to the specific TAP manager 108 requested by the debugger 102. It should be noted that there is one scheduler 104 per JTAG scan chain.

As indicated in step 204, the scheduler 104 removes any non-zero GROUP ID that it receives with a debugger command before forwarding that debugger command to its corresponding TAP manager. The scheduler forwards the GROUP ID and TAP manager position to the JTAG chain manager 106. The chain manager 106 issues a JTAG command bit stream for a group scan associated with a non-zero GROUP ID only when all TAP managers in that group have issued their JTAG group scan commands.

In step 206, each TAP manager translates debugger commands to JTAG commands for its processor. There is one TAP manager for each processor on a JTAG scan chain. In general, TAP managers for homogenous processors run identical translation programs, while TAP managers for heterogeneous processors run different translation programs.

Step 208 indicates that the chain manager 106 merges JTAG commands from each TAP manager into one sequence of bits for the serial JTAG scan chain 110. The chain manager 106 defers issuing a JTAG group scan command that carries a non-zero GROUP ID until every TAP manager in that group has issued a JTAG group scan command. When the final TAP manager in a group issues a group scan command, the chain manager 106 uses a single, synchronous bit stream to issue commands to all processors on the scan chain that are in that group.

In step 210, the hardware scan chain 110 carries JTAG commands as a serial, synchronous bit stream to processors connected to the chain. Step 212 indicates that each processor in the scan chain either interprets or ignores (e.g., bypasses) JTAG commands sent to that processor via the scan chain. There is a one-to-one correspondence between each processor and its TAP manager, but their electrical connection is via the JTAG scan chain 110.

FIG. 4 shows a timing diagram of a group scan for an example usage scenario of the control mechanism of the present invention. In this example, it is assumed that debugger 102 issues a command to each of a group of TAP managers denoted TAP 0, TAP 1 and TAP N, corresponding

20

25

5

10

to respective processors 0, 1 and N, using a single non-zero GROUP ID. Each TAP manager translates its debugger command into a sequence of JTAG commands, but the JTAG chain manager 106 delays issuing the final group scan JTAG commands onto the JTAG hardware scan chain 110 until the arrival of the final JTAG command for TAP N, i.e., the group scan command for TAP N. The JTAG chain manager then issues the JTAG group scan commands for processors 0, 1 and N on the scan chain as a single synchronous bit stream. As a result, initiation or termination of processor execution, or of any other processor operation controlled by JTAG commands, is synchronized or pseudo-synchronized for processors 0, 1 and N. In the figure, full arrows denote operations that execute when requested. Half arrows denote operations that the JTAG chain manager defers until all JTAG group scan commands for a specific non-zero GROUP ID have arrived at the JTAG chain manager.

The JTAG chain manager 106 thus defers transmission of the JTAG command bit stream onto the JTAG hardware scan chain until the arrival of the final JTAG command for a group of processors with a shared GROUP ID.

Advantageously, the control mechanism of the present invention may be implemented in software. The above-described control mechanism of the present invention allows dynamic formations of groups of processors with differing IEEE 1149.1 TAP architectures, e.g., Type I or Type II architectures, so as to allow the processors to be controlled synchronously or pseudo-synchronously by a debug client. All mechanics of group control are handled in the illustrative embodiments by the chain manager so that the debug client can define the semantics of group interaction at run time.

The above-described embodiments of the invention are intended to be illustrative only. Numerous other alternative embodiments may be devised by those skilled in the art without departing from the scope of the following claims. For example, the invention may be used to test digital systems which are implemented in software and downloaded into a set of hardware which is known to be operating correctly. These and other alternative embodiments will be readily apparent to those skilled in the art.

Claims

What is claimed is:

1. A method of testing a digital system comprising a plurality of processors, the method comprising the steps of:

defining at least a subset of the processors as forming a group of processors to be subject to common control; and

delaying issuance of one or more commands for the group until a group scan command is received for each of the processors in the group.

- 2. The method of claim 1 wherein the defining step includes defining the group of processors in a chain manager in response to a group request received from a debugger.
- 3. The method of claim 2 wherein the chain manager establishes a group identifier for the group, stores the group identifier and a size of the group, and returns the group identifier to the debugger.
- 4. The method of claim 1 wherein the commands comprise commands configured in accordance with the IEEE 1149.1 standard.
- 5. The method of claim 1 wherein the group scan commands for each of the processors in the group are generated by a Test Access Port (TAP) manager associated with the corresponding processor.
- 6. The method of claim 5 wherein each processor and its corresponding TAP manager is a member of only one group at a given point in time.
 - 7. The method of claim 5 wherein each processor and its corresponding TAP manager is a member of different groups of processors at different points in time.

5

The last that the last that the

in the man and the min and the

25

10

- 8. The method of claim 1 wherein the group of processors comprises a group of homogeneous processors.
- 9. The method of claim 8 wherein the delaying step provides synchronous control for the
 5 group of homogeneous processors.
 - 10. The method of claim 1 wherein the group of processors comprises a group of heterogeneous processors.
 - 11. The method of claim 10 wherein the delaying step provides pseudo-synchronous control for the group of heterogeneous processors.
 - 12. The method of claim 1 wherein one or more of the group scan commands for each of the processors in the group of processors are supplied as a single serial bit stream to a hardware scan chain associated with the processors.
 - 13. An apparatus for use in testing a digital system comprising a plurality of processors, the apparatus comprising:
 - a chain manager operative to define at least a subset of the processors as forming a group of processors to be subject to common control, and to delay issuance of one or more commands for the group until a group scan command is received for each of the processors in the group.
 - 14. The apparatus of claim 13 wherein the chain manager is implemented at least in part in software.
 - 15. An apparatus for use in testing a digital system comprising a plurality of processors, the apparatus comprising:

25

And the first flow and first flow.

a debugger;

a scheduler coupled to the debugger and operative to generate in response to signals from the debugger a set of debug commands for the processors;

at least one test command generator coupled to the scheduler and operative to generate test commands from the debug commands;

a chain manager coupled to the command generator and operative to define at least a subset of the processors as forming a group of processors to be subject to common control, to receive one or more of the test commands for each of the processors in the group, and to delay issuance of at least a subset of the test commands for the group until a designated group scan command is received for each of the processors in the group.

- 16. The apparatus of claim 15 further comprising a plurality of test command generators, with one of the test command generators associated with each of the processors.
- 17. The apparatus of claim 15 wherein one or more of the group scan commands for each of the processors in the group of processors are supplied by the chain manager as a single serial bit stream to a hardware scan chain associated with the processors.
- 18. The apparatus of claim 15 wherein the chain manager is implemented at least in part in software.

A method of testing a digital system comprising a plurality of processors, the method comprising the steps of:

defining at least a subset of the processors as forming a group of processors to be subject to common control;

receiving one or more commands for each of the processors in the group; and delaying issuance of at least a subset of the commands for the group until a group scan command is received for each of the processors in the group.

20. An apparatus for use in testing a digital system comprising a plurality of processors, the apparatus comprising:

a chain manager operative to define at least a subset of the processors as forming a group of processors to be subject to common control, to receive one or more commands for each of the processors in the group, and to delay issuance of the commands for the group until a designated group scan command is received for each of the processors in the group.

10

Abstract

An integrated circuit or other type of digital system including multiple processors is tested using a control mechanism which dynamically defines a group of processors subject to common control. The control mechanism receives one or more commands for each of the processors in the group, and delays issuance of one or more of the commands for the group until a designated group scan command is received for each of the processors in the group. The control mechanism may be in the form of a software-implemented chain manager which provides the above-noted group definition, command receipt and issuance delay operations, and subsequently delivers one or more of the test commands as a single serial bit stream to an IEEE 1149.1 hardware scan chain associated with the processors. The control mechanism can provide synchronous control for a group of homogeneous processors of the digital system, or pseudo-synchronous control for a group of heterogeneous processors of the digital system.





FIG. 1



F16, 2





FIG. 3



F16,4

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Declaration and Power of Attorney

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am an original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled CONTROL METHOD AND APPARATUS FOR TESTING OF MULTIPLE PROCESSOR INTEGRATED CIRCUITS AND OTHER DIGITAL SYSTEMS the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

None

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

None

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States

Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Thomas J. Bean	(Reg. No. 44528)
Lester H. Birnbaum	(Reg. No. 25830)
Richard J. Botos	(Reg. No. 32016)
Jeffery J. Brosemer	(Reg. No. 36096)
Kenneth M. Brown	(Reg. No. 37590)
Donald P. Dinella	(Reg. No. 39961)
Guy Eriksen	(Reg. No. 41736)
Martin I. Finston	(Reg. No. 31613)
William S. Francos	(Reg. No. 38456)
Barry H. Freedman	(Reg. No. 26166)
Julio A. Garceran	(Reg. No. 37138)
Jimmy Goo	(Reg. No. 36528)
Anthony Grillo	(Reg. No. 36535)
Stephen M. Gurey	(Reg. No. 27336)
John M. Harman	(Reg. No. 38173)
Matthew J. Hodulik	(Reg. No. 36164)
Michael B. Johannesen	(Reg. No. 35557)
Mark A. Kurisko	(Reg. No. 38944)
Irena Lager	(Reg. No. 39260)
John B. MacIntyre	(Reg. No. 41170)
Christopher N. Malvone	(Reg. No. 34866)
Scott W. McLellan	(Reg. No. 30776)
Martin G. Meder	(Reg. No. 34674)
John C. Moran	(Reg. No. 30782)
Michael A. Morra	(Reg. No. 28975)
Gregory J. Murgia	(Reg. No. 41209)
Claude R. Narcisse	(Reg. No. 38979)
Joseph J. Opalach	(Reg. No. 36229)
Neil R. Ormos	(Reg. No. 35309)
Eugen E. Pacher	(Reg. No. 29964)
Jack R. Penrod	(Reg. No. 31864)
Gregory C. Ranieri	(Reg. No. 29695)
Scott J. Rittman	(Reg. No. 39010)
Ferdinand M. Romano	(Reg. No. 32752)
Eugene J. Rosenthal	(Reg. No. 36658)
Bruce S. Schneider	(Reg. No. 27949)

Ronald D. Slusky	(Reg. No. 26585)
David L. Smith	(Reg. No. 30592)
Ozer M.N. Teitelbaum	(Reg. No. 36698)
John P. Veschi	(Reg. No. 39058)
David Volejnicek	(Reg. No. 29355)
Charles L. Warren	(Reg. No. 27407)
Jeffrey M. Weinick	(Reg. No. 36304)
Eli Weiss	(Reg. No. 17765)

I hereby appoint the attorney(s) on ATTACHMENT A as associate attorney(s) in the aforementioned application, with full power solely to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected with the prosecution of said application. No other powers are granted to such associate attorney(s) and such associate attorney(s) are specifically denied any power of substitution or revocation.

Full name of 1st joint inventor:

Dale E. Parson

Inventor's signature DLE Parm Rockland Township DEP 5/25/00 Residence: ARobesonia, Berks County, Pennsylvania

Citizenship: United States of America

Post Office Address:

21 Foxcroft Lane, Road 2

Robesonia, Pennsylvania 19551
PHY BICK Road DEP 5/25/00
Fleetwood, Pennsylvania 19522

_____Date 5/25/00

Full name of 2nd joint inventor:

Bryan Schlieder

Inventor's signature

Residence: Bethlehem, Northampton County, Pennsylvania

Citizenship: United States of America

Post Office Address:

2935 Hecktown Road

Bethlehem, Pennsylvania 18020

Full name of 3rd joint inventor:

James C. Vollmer

Inventor's signature James

Vollmen Date 5/25/2000

__Date_5/25/00

Residence: Schnecksville, Lehigh County, Pennsylvania

Citizenship: United States of America

Post Office Address:

2223 Meadowbrook Drive

Schnecksville, Pennsylvania 18078

Full name of 4th joint inventor:

Jay Patrick Wilshire

Inventor's signature

Residence: Pennsburg, Bucks County, Pennsylvania

Citizenship: United States of America

Post Office Address:

2030 Miller Road

Pennsburg, Pennsylvania 18073

ATTACHMENT A

Attorney Name(s): Joseph B. Ryan Reg. No. 37922

Kevin M. Mason Reg. No. 36597

William E. Lewis Reg. No. 39274

Telephone calls should be made to Joseph B. Ryan of Ryan & Mason, L.L.P. at:

Phone No.: (516) 759-7517

Fax No.: (516) 759-9512

All written communications are to be addressed to:

Ryan & Mason, L.L.P.

90 Forest Avenue

Locust Valley, New York 11560